Paper is the ideal substrate for the development of flexible and environmentally sustainable ubiquitous electronic systems, enabling new applications in the context of the Internet of Things (IoTs). Two-dimensional materials have outstanding electronic and optical properties, and they are compatible with flexible substrates. Besides, combining different 2D materials enables to design a large variety of devices, which could be exploited in many IoTs applications, ranging from wearable electronics to smart packaging.
deposition on paper of a pattern of CVD-grown MoS2 to be used as channels. Inkjet printing is then used to complete transistors and circuits fabrication, through the deposition of dielectric layers, contacts, and connections. We show that the channel-array approach allows the fabrication of 2D materials-based transistors on paper with excellent current modulation (ION/IOFF up to 10 5 ) and mobility (up to 15 cm 2 V -1 s -1 ). Fully functional integrated circuits of digital and analog building blocks, such as high-gain inverters, logic gates, and current mirrors are demonstrated, confirming the potential of this approach for ubiquitous electronics on paper.
In recent years, electronics has witnessed impressive technological achievements, due to the development of new processes and materials with extraordinary electrical and mechanical properties, which have enabled the development of Internet of Things (IoTs) applications, ranging from wearable electronics to mobile healthcare. This has led to a continuous and dramatic increase in demand of light-weight, flexible, and low-cost devices, posing strong constrains on the traditional fabrication methods 1,2. In addition, this type of pervasive and versatile electronics had led to further concerns on sustainability, such as the treatment of waste at the end of the product life-cycle. Derived from abundant and renewable raw materials, paperbased consumer electronics is expected to alleviate landfill and environmental problems and to reduce the impact associated with recycling operations, whilst offering cost-effectiveness and large flexibility 3 . However, paper is a challenging substrate for electronics due to its high roughness and limiting processing temperature and the lack of a winning fabrication technique is preventing its exploitation at the industrial level.
Two-dimensional materials (2DMs) combine excellent tunable electronic properties with high mechanical flexibility, making them extremely promising as building blocks for flexible electronics 4 , 5 . Moreover, they can be easily produced in solution with mass scalable and low-cost techniques, such as liquid-phase exfoliation (LPE) 6 , enabling their deposition by simple fabrication techniques such as inkjet printing 7, 8, 9, 10, 11 . 2D semiconducting materials, such as transition metal dichalcogenides (TMDCs) 12 , with extended bandgap tunability through composition, thickness, and possibly even strain control, represent promising materials as channels for thin film transistors (TFTs), which are fundamental components in electronics.
However, up to now, fully printed TMDCs based transistors have demonstrated limited performance, showing mobility of the order of under 0.5 cm 2 V -1 s -1 and ION/IOFF ratios of hundreds, using liquid electrolytes as insulating layers 13, 14 . Among the various TMDCs, molybdenum disulfide (MoS2) has been widely studied, due to its outstanding electrical and optical properties 15, 16, 17, 18 . Lin et al. 19 reported a TFT made with solution-processed MoS2, showing remarkable performance (average mobility of around 7-11 cm 2 V −1 s −1 ), but device fabrication required acid cleaning and annealing above 200 °C, which are incompatible with substrates such as paper. A large mobility of 19 cm 2 V −1 s −1 for a MoS2/graphene transistor was reported in reference 20 : graphene allows increasing carrier mobility, but this negatively affects the ION/IOFF ratio.
We propose a new fabrication technique that combine the use of high mobility MoS2 channels grown by CVD and inkjet-printing technique for the fabrication of transistors and circuits, exploiting 2DMs-based inks, whose capability to be printed on top of CVD grown materials has been succesfully demonstrated in 10 . This approach is called "channel array", as it is based on the deposition of several channels on a customized substrate, onto which the rest of the device and circuit is fabricated. The "channel array" technique consists of two steps: first, the channel array is fabricated by transferring on the paper substrate stripes of CVD grown MoS2, which will be used as transistors channels. In the second step, the field effect transistor (FET) and the rest of the circuit are fabricated by customizing the channel array by inkjet-printing the source and drain contacts (i.e., channel length and width), gate dielectric, gate contacts, and all connections. This approach allows to keep the flexibility and versatility of an all-inkjet technology, with the difference that here a high-quality channel is already placed on the substrate, by taking advantage of the CVD grown TMDC.
The MoS2 field effect transistors fabricated with the channel array method operate at supply voltage below 2 V, with remarkable transistor performance, such as an average field effect mobility of 5.9 cm 2 V −1 s −1 (up to 15 cm 2 V −1 s −1 ), negligible leakage currents (smaller than 1 nA), and ION/IOFF ratios of up to 10 5 , which have never been recorded on paper. We further exploit the possibility to produce high performance transistors with the channel array method by demonstrating more complex circuits, such as logic gates (such as NOT and NAND) and analog circuits. This paves the way towards the application of the channel array approach in all applications where flexible and/or disposable electronics are required. Figure 1a illustrates the procedure followed to pattern CVD MoS2 and its transfer to paper substrate (a detailed description of the procedure is reported in Methods, an alternative method for CVD growth and transfer is presented in Section S4 of the Supplementary Information).
Fabrication of MoS2 FETs on paper
After the transfer, the polystyrene carrier film is dissolved in toluene, resulting in MoS2 stripes on a paper substrate, as shown in Figure 1b .
To evaluate the crystalline quality of the MoS2 before and after the transfer process from the rigid substrate to the paper, Raman spectroscopy is employed. Figure 1c shows the Raman spectra before (red line) and after (cyan line) the transfer. The red spectrum presents the E2g and A1g modes at 383 cm -1 and at 403 cm -1 of single-layer MoS2, representative of the in-plane and out-of-plane vibrations of S-Mo-S, respectively 21 . After the transfer process, the MoS2 Raman modes appear slightly shifted and broadened, i.e. the E2g and A1g modes peak at 380 cm -1 and at 400 cm -1 , respectively. As previously reported in 22 , the softening of Raman modes can be attributed to uniaxial strain, albeit the E2g mode should suffer a larger shift compared to the A1g mode. In our case, the softening of the Raman modes is comparable, ruling out any strain effect on the MoS2. Therefore, we argue that the softening is mainly due to heating effects related to the poor heat dissipation of the paper substrate. This hypothesis is also supported by the broadening of the full-width-at-half-maximum (FWHM) of both modes. Indeed, the E2g FWHM increases from ~3 cm -1 , before transfer, up to ~7 cm -1 after the transfer process. In the case of the A1g mode the broadening is less evident, with the FWHM increasing from ~4 cm -1 up to ~6 cm -1 . Figure 1d -f show the fabrication of inkjet-printed MoS2 FETs on paper. Inkjet-printing was chosen as the fabrication technique for a fast prototyping, since it is a versatile, additive, maskless, low-material, low-time, and low-power consuming approach 23 . First, the source and drain contacts are printed on a MoS2 stripe to define the channel area of the transistor (Figure 1d ).
Secondly, a hBN film is printed on the MoS2 channel ( Figure 1e ) due to its excellent dielectric properties and negligible leakage currents 9, 13, 24, 25 . Finally, a top gate electrode is printed on top of hBN ( Figure 1f ). Either silver or graphene inks have been used to print the source and drain contacts as well as the top gate contact. The FETs are then connected to each other using the routes defined between MoS2 stripes, to create the integrated circuit in an efficient and versatile way. This approach is qualitatively described in Figure 1g . 
Electrical characterization of MoS2 FETs
At first, a commercial silver ink (see Methods) was chosen to print the electrodes, because it can assure very high conductivity with just one printing pass, and it has shown ohmic contact with MoS2 26 . Typical transfer and output characteristics of the MoS2 FETs are reported in Figure 2a and Figure 2c . The devices work in the enhancement mode, can operate at low supply voltage (< 2 V), and exhibit a threshold voltage (VTH) ranging between 0.0 V and 1.0 V (see Figure S3c , Supplementary Information). As can be seen, the leakage current IGS (red dots, Figure 2a ) through the insulator is negligible as compared to the drain current IDS (black dots, logarithmic scale, Figure 2a ; black dots, linear scale, Figure 2b ), further confirming the good insulating properties of the inkjet-printed hBN film. The saturation regime is reached for low drain-to-source voltage (VDS), i.e., VDS < 2 V. Almost negligible contact resistance is shown from the output characteristic. Indeed, as can be seen from the log-log plot (Figure 2d ), the linearity parameter γ, describing the relation I DS ∝ V DS γ , is found to be 1.1 on average, indicating a good contact between the CVD MoS2 and the silver inkjet-printed electrodes.
Charge carrier field-effect mobility (µFE) is one of the most important figures of merit defining the quality of a transistor electrical performance. It can be extrapolated using the classical model for devices operating in the saturation regime (VDS > VGS-VTH):
where Ci is the capacitance of the insulator per unit area, W and L are the transistor channel width and length, respectively, and VGS is the gate voltage. As suggested in reference 27 , in order to avoid any mobility overestimation, the capacitance has been measured in the quasistatic conditions (details about the quasi-static capacitance measurement and setup are reported in Section 1 of the Supplementary Information). To this purpose, parallel plate capacitor structures, in which hBN is sandwiched between silver bottom/top electrodes were fabricated and tested (see Methods). The extracted average value of 230 nF/cm 2 is in line with other quasistatic measurement performed on both organic and hybrid materials 27, 28, 29, 30 . Thanks to the high capacitive coupling, which results in an enhanced polarization and leads to a high number of carriers at the insulator-semiconductor interface, the devices show an average charge carrier mobility of 5.9 cm 2 V −1 s −1 and ION/IOFF ratio of 1.4x10 4 are obtained, where ION is defined as the IDS measured when VDS is equal to VGS (VGS = VDS = 2V), while IOFF is the average IDS in the subthreshold region (VGS < VTH). The detailed electrical characterization is reported in Figure   S2 and Figure S3 . Remarkably, this mobility value is comparable to already reported CVDgrown MoS2 transistors fabricated on rigid substrates using standard microelectronic fabrication techniques 31, 32, 33 , confirming that our methodology, based on the channel array, allows to use inkjet-printing for the fabrication of the devices, without affecting the electronic properties of the channel.
Figure 2e
shows µFE and ION/IOFF for our devices compared with those previously reported in the literature: the closer the points to the top-right corner, the better the performance. We considered only transistors fully fabricated on paper or transferred on paper after fabrication.
They have been divided into four groups according to the nature of the semiconductor used as channel: organic semiconductors 34, 35, 36, 37, 38, 39 , inorganic oxide semiconductors 40, 41, 42, 43, 44 , carbon nanotubes 45, 46 (CNTs), and 2D materials 18, 20 . Notably, our devices are the only one,
where the contacts and the insulating layer are deposited by means of inkjet-printing (for a detailed comparison see Table S1 in Supplementary Information). While maintaining a high ION/IOFF ratio, the mobility values extracted from the MoS2 FETs are larger than those obtained for organic semiconductors. It is worth mentioning, that the mobility extracted in this work is comparable to the one found in MoS2 FETs fabricated using conventional microelectronic techniques 18 . Although there are transistors, as reported in references 18, 40, 42, 44 , that show comparable or better performance than ours, we remark that, in those cases, expensive, and time-consuming fabrication techniques were employed for their fabrication. Furthermore, many of these devices operate at moderate or large voltages (>10 V), which is a crucial problem for portable applications, where low power consumption is often required.
In order to confirm the compatibility of our technology with flexible substrates, the electromechanical properties of the devices are investigated for various bending radii (R). We have then focused on the fabrication of a fully 2D-material-based transistors with inkjetprinted graphene source, drain, and gate contacts (see Methods). An optical micrograph of a fully 2D-material-based FET is shown in Figure 3a , However, it is remarkable that the extracted field-effect mobility is only one order of magnitude smaller than the one obtained for a thin film transistor with exfoliated MoS2 channel and CVDgrown graphene source/drain electrodes (4.5 cm 2 V −1 s −1 ) 47 . 
Integrated circuits on paper
To demonstrate the potential of the fabricated FETs as building blocks for integrated circuits exploiting the channel array technology, different types of circuits have been designed and fabricated. MoS2 FETs with inkjet-printed silver contacts were selected due to the high ION/IOFF ratio, intrinsic gain, and low power supply voltage to fabricate a resistor-transistor logic (RTL)
inverter, consisting of a transistor and an inkjet-printed graphene resistor. Figure 4a and Figure   4b show the schematic and the optical image of a RTL inverter, respectively. The transfer characteristic of an inverter is shown in Figure 4c The low and high logic values of the inputs correspond to voltages of 0 V and 5 V, respectively.
The output voltage is high (i.e. at logic state "1") when at least one input is in the logic state "0", and therefore at least one transistor is in the OFF state. The output voltage is low (i.e. at logic state "0") only when both inputs are at the logic state "1": in these conditions both transistors are in the ON state. The possibility to implement NAND gates is particularly important, since all other logic functions can be implemented using NAND gates.
As a further demonstration of the potential of the presented technology, we propose an application for analog electronics. Current mirrors are fundamental building blocks in analog electronic circuits, where they are widely used for operational amplifiers, bandgap voltage reference, etc. 49 , and they can also be exploited in neural networks, in order to implement matrix-vector multiplication 50 . Figure 4g and Figure 4h show the schematic and the optical image of the fabricated current mirror. The output transistor (M2) is 10 times wider than the input transistor (M1), while all the other transistor parameters are identical; therefore, the current mirror has a nominal gain of 10. Figure 4i shows the current mirror output characteristic, i.e., the output current as a function of the output voltage, for two different values of the input reference current. As shown in the plot, for sufficiently high output voltages (i.e., M2 in saturation) the output current is about 10 times larger than the reference current (IREF), in accordance with the circuit design. 
Conclusions
We have successfully demonstrated high performance MoS2 based transistors that combine the numerous advantages of using paper as a substrate with the versatility of inkjet-printing technique, whilst maintaining the electrical properties of CVD-grown MoS2. A maximum field-effect mobility of 15 cm 2 V −1 s −1 and an ION/IOFF ratio of up to 10 5 were achieved. Bending tests have shown that the device electrical properties are robust under applied strain (up to curvature radius of 8 mm). Moreover, our device fabrication approach has been proven to be suitable for the development of complete integrated circuits, such as high-gain inverters, logic gates, and current mirrors. This work demonstrates the great potential of the channel array technology for next-generation electronics on paper, ranging from analogic to digital circuits for cost-efficient and practical applications. supernatant, now containing the correct flake size and monolayer percentage, is centrifuged twice to remove excess PS1 from the dispersion. After washing, the precipitate is re-dispersed in the printing solvent, made as described in 10 . The concentration of the resultant inks are assessed using a Varian Cary 5000 UV-Vis spectrometer and the Lambert-Beer law, with extinction coefficients of 2460 (at 660 nm) and 1000 L g -1 m -1 (at 550 nm) for graphene 6 and hBN 51 , respectively. Full characterization of the material (lateral size and thickness distribution, crystallinity, etc.) has been presented in references 10, 24 .
Methods

Materials
Growth of MoS2 and transfer on paper
Single-and few-layer MoS2 have been grown by Chemical Vapour Deposition (CVD) on cplane sapphire as described in reference 52 . CVD growth is performed at atmospheric pressure 
Electrical characterization
All the electrical measurements are performed in ambient conditions. The transistor characterization is carried out using a Keithley SCS4200 parameter analyzer. Capacitance measurements are performed with an R&S ® RTO2014 oscilloscope and a HP 33120A function/arbitrary waveform generator. The detailed description of the measurement setup can be found in the Supplementary information. 
Supplementary information for
Low-voltage 2D materials-based printed field-effect transistors for integrated digital and analog electronics on paper
S1. Capacitance measurement
The measurements of the insulator capacitance are carried out using parallel plate capacitor structures, as described in the main text. In order to measure the capacitance at low frequency (i.e. in quasi-static conditions), the circuit shown in Figure S1a is used.
The capacitor under test, C, forms a capacitive voltage divider with a commercial test capacitor, CT, with known value on the non-inverting input of an operational amplifier (Op-Amp). The
Op-Amp is connected in non-inverting configuration, and has a voltage gain:
where R1 and R2 are two resistances, chosen to have a voltage gain of 4, in order to properly amplify the input signal. The waveform generator provides a low frequency (down to 5 mHz) sine wave Vin, that is applied to an input of the oscilloscope and to the capacitor under test. The voltage at the Op-Amp input, given by:
S2
is amplified to obtain the output voltage = + ; this voltage is sent to an input of the oscilloscope. However, it is necessary to take into account that C is not an ideal capacitor; in order to have a more realistic model, the capacitor is represented with the equivalent circuit shown in Figure S1b , according to 1 Cp represents the capacitive part of the capacitor, while the resistor Rp takes into account the dielectric leakage. Therefore, the output voltage is modified as follows:
where s is the Laplace generalized frequency and H(s) is the transfer function between Vin and
Vout. Figure S1c shows the voltages Vin and Vout measured with the oscilloscope. The phase shift φ0 between the two sine waves, highlighted in Figure S1d 
and, therefore, to obtain the resistance Rp and the capacitance Cp. The insulator areal capacitance is obtained dividing the extracted capacitance value by the area of the test capacitor.
The extracted average value of 230 nF/cm 2 explains the low threshold voltages of the devices.
In quasi-static conditions, the presence of both water molecules (water is the solvent of the hBN ink employed in this work 2 ) and impurities (moisture absorbance, mobile ions) in the S3 films could influence the charging processes thus increasing its permittivity, as widely observed for both organic and hybrid materials 3, 4, 5, 6, 7 . 
S2. Detailed electrical characterization
S4
The values of threshold voltage and field-effect mobility reported in the main text are evaluated using the following procedures. Figure S2 shows 
where K is the Boltzmann constant, q is the elementary charge, and T is the temperature.
The values of the threshold voltage and the field-effect mobility of each device are reported in the column charts of Figure S3c and Figure S3d , respectively. Figure 2e of the main text. The reference numbers are the ones from the main text. The power supply (i.e., the range of the applied gate voltage) is classified as high voltage (HV, above 10 V) or low voltage (LV, below 10 V). G, gate electrode; S/D, source/drain electrode; where not specified the same material is used for all the electrodes. MoS2 flakes were transferred on paper using a semi-dry transfer approach as reported in 10 .
Reference
Specifically, the sample was covered by a polymeric membrane of PMMA baked at 90 °C for 2 minutes. Then, the sample was covered using a PDMS frame and left in water at 60 °C until complete detachment of the membrane. After detachment, the free-standing membrane was transferred on the ceramic paper using a transfer set up, as previously reported 11 . Finally, the transferred sample was cleaned in acetone overnight until complete removal of PMMA.
S4.2 Characterization of MoS2 monolayers before and after transfer
The secondary electron (SE) imaging of the MoS2 monolayers (MLs), before the transfer process, was carried out in a Zeiss Merlin SEM with an accelerating voltage of 5 kV.
Scanning Raman spectroscopy was performed with a Renishaw InVia spectrometer equipped with a confocal optical microscope and a 532 nm excitation laser. The spectral resolution of the system is 1 cm -1 . Raman experiments were carried out employing a 50X objective (N.A. 0.6), laser power of 5 mW and an acquisition time of 2 s. The pixel size is 1 µm x 1 µm.
S9
The Raman map of the separation of the E2g and A1g modes, reported in Figure S4 , indicates a highly homogenous monolayer MoS2 crystal. It is worth noting that the black spots with a separation higher than 21 cm -1 can be related to bilayer terraces. Figure S5 shows the Raman maps of A1g / E2g intensity ratio modes MoS2 ML on the growth substrate (a) and on paper after transfer (b). The statistical analysis, reported in Figure S5c highlights the increases of the A1g / E2g intensity ratio, suggesting an increase of sulphur vacancies concentration in the MoS2 ML after the transfer process. Figure S6a shows a single flake of MoS2, which constitutes the device channel, in between the inkjet-printed silver source and drain contacts. The purple dotted line highlights the edges of the flake. Figure S6b shows the complete device after printing the hBN dielectric film and the silver gate contact. The inks and the fabrication procedures for all the different components are the same as the reported in the main text (see Methods). A representative transfer characteristic curve is shown in Figure S6c . Considering that the channel width of this transistor (W ≃ 50 µm) is significantly smaller than that of the device shown in Figure 2a , b, c, d, the current densities (i.e. IDS/W) of the two devices are comparable. However, several non-idealities can be observed as, for example, a quite high IOFF current. The threshold voltage is slightly negative in this case (around -1.1 V), i.e. the transistor works in depletion mode. Moreover, the mobility calculated for this transistor (0.5 cm 2 /Vs) is smaller than the ones extracted for the other devices (see Figure S3d ) based on MoS2 grown on sapphire substrate, on which the results of the main text are based on. This could be probably due to the presence of sulfur vacancies, detrimental for the transport, as highlighted through the Raman analysis. 
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S4.3 Electrical Characterization
